



**epv**

IT Cost  
Under Control

# EPV Technologies

## Newsletter

April 2025

### THIS MONTH HIGHLIGHTS

- **Real memory usage by address space**
- **EPV Next Generation 2025**
- **IBM z17 announcement**

### Real memory usage by address space

The availability of real memory on Z systems has greatly increased in recent years.

z/OS 2.5 and 3.1 supports a limit of 16 TB of real memory per logical partition. Up to 40 TB are supported on z16 (3931) machines.

At the same time, the amount of real memory requested by z/OS applications has also increased a lot; for this reason, real memory availability is still a critical factor for application performance.

If real memory is constrained, paging may occur with negative impact on applications. In fact, when an application gets a page fault, it has to stop and wait for the needed page to be loaded in real memory.

If enough real memory is available subsystems and applications may exploit Data-In-Memory (DIM) techniques to avoid, as much as possible, I/O operations with positive effects both on application performance and CPU consumptions.

Exhaustive measurements are available at system level in SMF 71.

Some information is also available in SMF 72 but it can only be used to estimate SC and RC real memory usage.

For many years it was not possible to get information about address space real memory usage in SMF. Finally, in z/OS 3.1, IBM introduced some metrics which allow us to estimate the real memory usage of each address space.

In this paper we will discuss these metrics by showing examples of reports you can create to understand who the real memory top users are.

*If you want to receive this paper, you can reply to this e-mail writing "**Real memory usage by address space**" in the subject.*

---

## EPV Next Generation 2025

---

The EPV product suite continues to evolve, introducing new products and technologies.

In this virtual conference, we will focus on the latest and greatest.

It will be held on May 20 and will be repeated on May 22, 2025.

It is reserved for EPV customers, partners and invited guests.



## AGENDA

Start	End	Description	Speaker
10:00	10:20	Welcome and introduction	Danilo Gipponi
10:20	10:40	EPV in the AWS Cloud	Matteo Bottazzi, Dino Gigli
10:40	11:00	MyEPV Dynamic	Mark Cohen Austrowiek, Stefano Rotunno
11:00	11:30	coffee break	
11:30	11:50	Nightbatch redesign	Enzo Rossi, Massimo Orlando
11:50	12:10	EPV Focal Point recent and future enhancements	Matteo Bottazzi
12:10	12:30	IBM z17 support	Massimo Orlando, Fabio Massimo Ottaviani
12:30		end of conference	

Subscription form available at: [www.epvtech.com](http://www.epvtech.com)

---

## IBM z17 announcement

---

“Today IBM is announcing the IBM z17, a major evolution of the iconic, fully integrated system with new AI capabilities across hardware, software and systems operations. Powered by the new IBM Telum II processor, z17 expands the system’s capabilities beyond transactional AI capabilities, enabling the platform to take on new workloads without additional infrastructure expenses.

The AI+ era is enabling new opportunities, competitive advantage and growth; however, it can place significant demands on your IT.

IBM z17 is designed collaboratively with clients to enable AI where it matters most to drive efficiency, innovation, and better business outcomes. Leverage AI to not only grow your business but to optimize and secure your infrastructure...”

Complete announcement

at: <https://www.ibm.com/docs/en/announcements/z17-makes-more-possible>

---



### ***Customer question***

In some sporadic cases, we found that the Buffer Pool Hit ratio is negative. Can you explain that or is it just a bug in EPV?

### ***EPV Technical Support answer***

Buffer Pool Hit ratio is calculated with this formula:

$$\text{hit ratio} = (\text{getpages} - (\text{synchronous pages read} + \text{pre-fetch pages read})) / \text{getpages}$$

Unfortunately, the result can be negative in some situations.

It may happen that prefetch has brought pages into the buffer pool that are not subsequently referenced. The pages are not referenced because either the query stops before it reaches the end of the table space or Db2 must take the pages away to make room for newer ones before the query can access them.

---

A graphic featuring a large white arrow pointing right, set against a dark blue background with a white geometric pattern of overlapping lines and shapes. The text 'WLM Update' is written in a dark blue font inside the white arrow.

# WLM Update

---

## Long Term CPU protection

---

Without long-term CPU protection it is possible that work in service classes of lower importance gets a higher dispatch priority than work of higher importance.

It may happen, for example, when work of higher importance has exceeded its goal definition while work at lower importance has not met its goal. This may cause CPU constraints for your business-critical work.

You can prevent this by specifying the CPU-critical option in the WLM policy for your CPU-sensitive work.

```

Service-Class Xref Notes Options Help
-----
                          Modify a Service Class                      Row 1 to 2 of 2
Command ==> _____

Service Class Name . . . . . : SRVHIM
Description . . . . .       : Servers High - Med
Workload Name . . . . .    : SERVERS (name or ?)
Base Resource Group . . . . : _____ (name or ?)
Cpu Critical . . . . .     : YES (YES or NO)
I/O Priority Group . . . . . : NORMAL (NORMAL or HIGH)
Honor Priority . . . . .   : DEFAULT (DEFAULT or NO)

Specify BASE GOAL information. Action Codes: I=Insert new period,
E=Edit period, D=Delete period.

-- Period -- ----- Goal -----
Action # Duration Imp. Description
-- 1 ----- 1 80% complete within 00:00:00.500


```

from <https://www.ibm.com/docs/en/zos/3.1.0?topic=rules-defining-recovery-process-boost-middleware-recycle>

You can assign CPU protection to a service class having only one period, but it cannot have a discretionary goal.

If a CICS or IMS region is managed as a server by WLM (managed to the response time goals of the transactions it serves) and any of the transaction service classes it serves is assigned CPU protection, then the CICS/IMS region itself is automatically CPU-protected by WLM.

## Quotes



*"Time is relative; its only worth depends upon what we do as it is passing."*  
**Albert Einstein**

We care about your Privacy. EPV Technologies is GDPR-compliant.

You may have heard about the new General Data Protection Regulation ("GDPR"), that comes into effect May 25, 2018. It was introduced to unify all EU countries to a unique data regulation, ensuring that all data protection laws are applied identically within the EU. It also protects EU citizens from organisations using their data irresponsibly and puts them in charge of "what", "where" and "how" information is shared.

To see our Privacy Policy click here  
[EPV Technologies Privacy Policy](#)

Your continued subscription is considered acceptance of the Terms and Conditions placed on the following link:  
[EPV Technologies Terms and Conditions](#)

---

*Copyright © 2025 EPV Technologies, All rights reserved.*

You have the right to remove yourself from the newsletter subscription list at any time. If at any time you wish to unsubscribe, there is a link at the bottom of this email, or any subsequent newsletter you receive. You can also unsubscribe by simply sending a mail to [epv.info@epvtech.com](mailto:epv.info@epvtech.com) with the subject "REMOVE FROM TECHNICAL NEWSLETTER ".

**Our mailing address is:**

EPV Technologies  
Viale Angelico, 54  
Roma, RM 00195  
Italy

[Add us to your address book](#)

Our mailing address is:

EPV Technologies  
Viale Angelico, 54  
Roma, RM 00195  
Italy

Images designed by : [Freepik](#), [Flaticon](#)

